View all jobs

Senior Design Verification Engineer (100% remote)

San Jose, CA
Job Title: Senior Design Verification Engineer
Location: 100% remote / work from home
Full-time: Salary + Benefits + Bonuses

We are currently looking for ASIC Design Verification Engineers who will be verifying PCI Express design using latest UVM standard and develop comprehensive testplan to ensure coverage closure. The position allows exposure to all aspect of ASIC design stages. A strong C++/System Verilog language and problem-solving skill is required. Good understanding of PCI Express and Computer Architecture is preferred. Other technical knowledge such as Verilog, Perl, and OVL would be beneficial for testbench/simulation debug.

• Writing/Implementing/Reviewing Test Plans
• Triaging and Debugging Regressions
• Analyzing Functional, Code, and Test Plan Coverage
• Conducting and participating in Code Reviews
• Writing, Modifying, and Maintaining Random and Directed Test Cases and Libraries in SystemVerilog/UVM
• Implementing Assertions, Checkers, and Monitors
• Utilizing In-House and 3rd Party IP/SOC CAD and EDA Tools for Design Verification

Required Skills & Experience:
• Digital Design in RTL, Verilog HDL
• Testbench Architecture, SystemVerilog, OVM/UVM/VMM
• C/C++, Java or other object-oriented programming language
• Perl, Ruby, Shell-scripting, UNIX/LINUX Environment
• VCS, NCSIM, Questa, or other simulator and associated waveform viewers such as Verdi
• PC System Architecture: PCI Express, HyperTransport, x86, ARM
• On-Chip Bus Interfaces and Architectures: AMBA AXI, OCP, PIPE

• BSEE or equivalent with 8+ years of experience required
• MSEE or equivalent with 5+ years of experience preferred
Powered by