View all jobs

Senior Design Verification (chip-level) Engineer

Orlando, FL
Position: Senior Design Verification (chip-level) Engineer
Work Location: 100% remote / work from home
Full-time: Salary + Benefits + Bonuses or Contractor
Work Status: US Citizen, US Permanent Resident or TN visa
Duration: 12-24 months, with multiple client-projects to follow

Job Description:
As Senior Design Verification Engineer, you will work on improving the verification methodology and test coverage for complex SoC devices. You will be responsible for developing test plans, testbenches, and perform simulations to verify the interconnect, functionality, performance and other aspects of RTL designs at the chip-level. You will work very closely with the Architecture, RTL/uArch, cross-functional teams, and block-level verification engineers. Responsibilities also includes DFT (scan, JTAG, BIST). 

Minimum Qualifications:
• BS/MS in Computer Science/EE with 8+ years of experience
• Experience with cluster level or chip/SoC level verification including experience with high-speed interfaces and protocols
• Experience with top-level verification using C
• Proficiency in UVM methodology, Constrained Random, Coverage Driven Methodology, Verilog, SystemVerilog
• Expertise in scripting languages, Python or Perl

Preferred Qualifications:
• Strong debug skills and experience with debug tools such as Verdi
• Proficiency in industry DFT tools
• C/C++ experience
Powered by